


PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION  
International Bureau



SC1320371C  
A E

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : <b>H01L 23/49, 25/065</b>		A1	(11) International Publication Number: <b>WO 98/26452</b> (43) International Publication Date: 18 June 1998 (18.06.98)
(21) International Application Number: <b>PCT/CA97/00946</b> (22) International Filing Date: 9 December 1997 (09.12.97)		(81) Designated States: CN, IL, JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(30) Priority Data: 08/761,365 9 December 1996 (09.12.96) US		Published <i>With international search report. Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>	
(71) Applicant: MICROBONDS, INC. [CA/CA]; 60 Alexis Road, Thornhill, Ontario L3T 6Z8 (CA).			
(72) Inventor: WANG, Daniel; 60 Alexis Road, Thornhill, Ontario L3T 6Z8 (CA).			
(74) Agents: CHARI, Santosh, K. et al.; Orange & Associates, Toronto Dominion Bank Tower, Suite 3600, Toronto-Dominion Centre, P.O. Box 190, Toronto, Ontario M5K 1H6 (CA).			
(54) Title: HIGH DENSITY INTEGRATED CIRCUITS AND THE METHOD OF PACKAGING THE SAME			
(57) Abstract			
<p>A method of increasing the packaging density of input/output interconnections on a semiconductor chip (10) includes creating a plurality of terminal pads on a substrate of the chip (10), providing an array of a plurality of bonding pads (11) on the surface of such chip (10) and connecting the bonding pads (11) and the terminal pads by means of insulated bond wires (13). The bonding pads are not limited to the periphery of the chip. The connections for the bond wires (13) are preferably made using the ball bonding process. Preferably, the bond wires (13) are made of aluminum and are coated with an aluminum oxide insulation (14).</p>			
			

**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece			TR	Turkey
BG	Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MN	Mongolia	UA	Ukraine
BR	Brazil	IL	Israel	MR	Mauritania	UG	Uganda
BY	Belarus	IS	Iceland	MW	Malawi	US	United States of America
CA	Canada	IT	Italy	MX	Mexico	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NE	Niger	VN	Viet Nam
CG	Congo	KE	Kenya	NL	Netherlands	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NO	Norway	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	NZ	New Zealand		
CM	Cameroon			PL	Poland		
CN	China	KR	Republic of Korea	PT	Portugal		
CU	Cuba	KZ	Kazakhstan	RO	Romania		
CZ	Czech Republic	LC	Saint Lucia	RU	Russian Federation		
DE	Germany	LI	Liechtenstein	SD	Sudan		
DK	Denmark	LK	Sri Lanka	SE	Sweden		
EE	Estonia	LR	Liberia	SG	Singapore		

## High Density Integrated Circuits And The Method Of Packaging The Same

### BACKGROUND OF THE INVENTION

This invention relates to integrated circuit (IC) devices and more particularly relates to methods of packaging with high density input/output (I/O) interconnections between the semiconductor chip and the substrate in such IC devices.

IC devices provide a large variety of functions for electronic equipment such as computers, electrical controls, audio and video equipment and communication equipment. They serve as the key component in such equipment. Their application is ever increasing into all other equipment ranging from cameras, calculators to appliances widely used in all households. The pervading trend in the production of many equipment, particularly in electrical and electronic equipment, is the relentless reduction of their physical size while maintaining, the ability to process increasingly larger amounts of information at faster speeds, and all at a lesser manufacturing cost. Due to the wide application of IC devices in such a wide variety of equipment, their packaging or assembly becomes a critical step in the manufacturing process of the equipment employing such devices. Thus, the semiconductor packaging industry is constrained by the current trend described succinctly as "faster, denser and cheaper", namely, faster microchips must be provided in denser packages at lower costs than current packaging solutions. The common element of each packaging solution is that it must make some form of interconnection from the microchip in such IC devices. When the microchip is connected to a carrier substrate, this component is known as a module or semiconductor package. This process is described as semiconductor assembly and packaging.

In order to harness the power of the microchip for application purposes, each chip must be assembled into a semiconductor package using some form of fine attachment process to connect to the output terminals on its surface areas commonly referred to as bonding pads or, bond pads. Three main processes are commonly employed in semiconductor packaging, namely, Tape Area Bonding (commonly referred to as TAB which is also known as Tape Carrier Package or TCP), Wire Bonding, and Controlled Collapse Chip Connection or C4 (more commonly referred to as Flip Chip). Wire bonding is the dominant interconnection process used, estimated at approximately 95% of all semiconductor packaging, TAB is second at approximately 2%, Flip Chip is at approximately 2%; and various other interconnecting processes at the remaining 1%.

In TAB bonding of semiconductor packages, the bond pads are usually provided solely along the perimeter of the microchip; and the chip is mounted onto a flexible carrier with its bond pads connected to mating circuitry on the flexible carrier. Gold bumps typically act as the interconnection medium between the microchip bond pads and the circuitry on the  
5 flexible carrier.

Traditionally, wire bonding technology has been restricted to attaching bare conductive wire to the bond pads which are provided solely around the perimeter of the microchip. The number of bond pads is limited in order to maintain the required spacing between neighboring pads (commonly referred to as "pad pitch") to avoid contact between the  
10 pads or connecting wires which would lead to short circuiting problems. Heretofore, many attempts have been made to increase the number of I/O connections. In U. S. Patent No. 5,444,303 to Jonathon Greenwood et al, bond pads having a triangular shape are provided over the perimeter of the microchip to increase the number of bond pads; however, the effective increase in the number of bond pads still falls far short of the increasing demand for  
15 higher performance, I/O dense ICs. Another method commonly employed to increase I/O density as shown in U. S. Patent No. 5,468,999 to Paul T. Lin et al, involves forming the bond pads in two staggering rows around the perimeter of the microchip. Such method of packaging is not only still limited by the physical size of the perimeter of the microchip, but it is also more costly due to the increased precision required to produce such fine pitched wire  
20 bonds. Also, the tight spacing or fine pitch between neighboring bonds makes engineering changes or rework of the packaging extremely difficult and in many cases almost impossible.

In flip chip bonding of semiconductor packages, bumps of solder are directly attached to the microchip bond pads which are typically made of metallized aluminum with additional underbumped metallurgy and ranging in dimension in the order of 3 to 6 mils (50 to 150 microns) diameter on a spacing of typically 9 to 20 mils (225 to 500 microns) pitch, and it can be arranged in an area array which may be located at any selected locations of the microchip. In U. S. Patent No. 5,490,040 to Gene J. Gaudenzi et al, a flip chip construction is shown in which a microchip is provided with a plurality of bond pads in a plurality of selected areas. Solder balls are provided at these bond pads which are aligned with a configuration of terminal pads formed on a multilayered epoxy glass substrate. Such a multilayered composite construction provides an increased number of I/O connections;  
25  
30

however, it is again currently complex in overall composite structure and is also costly to use producing currently poor yields relative to the high yields achieved by conventional methods of IC packaging.

The extent that industry would seek to obtain an increase in number of I/O is shown in  
5 U. S. Patent No. 5,530,287 to Thomas P. Currie et al, in which only a relatively small increase in the number of I/O is obtained by providing three coplanar rows of ultra slender terminal pads on the perimeter of selected layers of a multilayered substrate. Each row of terminal pads are connected to the desired substrate layer by conductors instead of the use of stepped or "bonding shelf" type substrates of prior art. Both constructions would still require  
10 the use of specially designed and costly to produce multilayered substrates.

In wire bonding of semiconductor packages, fine bare conductive wires made of either gold or aluminum are welded directly onto the microchip bond pads to achieve such interconnections. The wires are then fanned out and attached to similar pads or leads usually spaced much greater than 10 mils (250 microns) apart on the connecting substrate or carrier  
15 module. Wire bonding is the most popular packaging method, because it provides a flexible method of interconnecting the microchip to the substrate for I/O redistribution (commonly known as "fan out"). Wire bonding can be visualized as being similar to a sewing machine stitching and spot welding a conductive thread from the semiconductor microchip to the larger carrier package. The fragile wires are then covered by an encapsulating compound,  
20 usually epoxy, to protect them from physical damage. The wire bonding process is carried out at a very microscopic level as it stitches onto typically 2 mils (50 microns) square bond pads on the microchip which are spaced apart only 6 mils (150 microns) by using wires of 1 to 2 mils (25 to 50 microns) in size which is finer than human hair. Bond pads cannot be placed closer together, because of current limitations in the wire and wire bonding equipment  
25 due to at least four reasons: firstly, short circuiting may occur when fine bare wires are stitched closely adjacent to one another; secondly, the short circuiting problem may be worsened by the epoxy wire encapsulation process due to "wire sweep" causing wires to touch as the flowing epoxy compound unintentionally changes the critical spacing requirement between adjacent wires; thirdly, wires cannot be made finer with existing wire making processes and because of metallurgical limitations; and fourthly, the welding tools,  
30 known as bonding head capillaries, through which the wire is threaded may contact adjacent

wires after having bonded prior wires to the chip bond pads causing short circuiting and damage to the wires during assembly. The bonding head capillaries cannot be made too narrow since their mechanical strength and structural integrity would be compromised thus impeding their effectiveness.

5 There are basically two metal compositions used for making bonding wires today. One is 99.9% pure gold, the other is an aluminum alloy consisting of mainly aluminum with 1% of silicon or with 2% of magnesium. It is partly the metallurgical properties of these two metal types (gold versus aluminum) that have influenced the development of basically two different methods of attaching fine bonding wire for microelectronic interconnection  
10 purposes. Gold wire is normally attached using thermocompression or thermosonic ball bonding whereas aluminum alloy wire is connected by using ultrasonic wedge bonding since currently available aluminum wire is not conducive to the ball bonding operation. In addition, ball bonding by far is the most cost effective and the most widely available packaging interconnection method today. Ball bonding with gold wire provides acceptable  
15 connections but the intermetallic compound formation problems of mating two dissimilar metals, namely gold of the gold wire and aluminum of the metallized aluminum bonding pads, can negatively affect bond reliability. Compared to ball bonding, the wedge bonding process is relatively slow and rather inflexible (only unidirectional bonds) and it does not lend itself to automation to achieve high volume and high I/O production capabilities. Ball  
20 bonders have typically double the throughput rate of Wedge bonders and Ball bonders are more flexible due to their ability to produce omnidirectional bonds.

### SUMMARY OF THE INVENTION

25 The present invention provides, in one embodiment, a method of microelectronic circuit packaging in which a plurality of bond pads may be formed on the entire surface of the microchip in an area array configuration rather than just around its perimeter.

The present invention also provides wire bonding of connection wires to the area array configured bond pads of the microchip with insulated wire.

30 The present invention also provides microelectronic circuit packaging with ultra fine pitch between adjacent wires without potential short circuit problems.

Another embodiment of the present invention provides microelectronic circuit packaging with extremely reliable mating between the bonding wires and the bond pads.

Yet another embodiment of the present invention provides microelectronic circuit packaging in which Multichip modules (MCMs) may be produced using direct chip-to-chip  
5 connections.

Thus, the present invention provides a method of packaging a high density integrated circuit with at least one microchip disposed on a substrate, the substrate including a plurality of terminal pads disposed on the surface thereof, the method comprising forming an array of a plurality of bonding pads on the entire surface of the microchip, and connecting the bonding pads to terminal pads by means of insulated bond wires.  
10

In a further embodiment, the invention provides a method of packaging a high density integrated circuit having at least one semiconductor microchip disposed on a substrate having a plurality of terminal pads provided thereon, the method comprising forming an array of a plurality of bonding pads in a plurality of rows and columns over the entire surface of the microchip, and connecting selected bonding pads on the microchip with selected terminal pads on the substrate with insulated bond wires wherein bond wires are attached to bonding pads with a ball bonding process.  
15

In another embodiment, the invention provides a high density integrated circuit package comprising at least one semiconductor microchip element disposed on a substrate having a plurality of terminal pads provided thereon, an array of a plurality of bonding pads formed at selected locations over an active surface of the microchip, and wherein the bonding pads on the microchip and the terminal pads on the substrate are connected by insulated bond wires.  
20

## 25 BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of the preferred embodiments of the invention will become more apparent in the following detailed description in which reference is made to the appended drawings wherein:

Figure 1 is a schematic elevation diagram showing the bonding pads provided around  
30 the perimeter of a microchip in prior art microelectronic circuit devices.

Figure 2 is a schematic elevation diagram showing the bonding pads provided in two staggered rows around the perimeter of prior art microelectronic circuit devices.

Figure 3 is a schematic elevation diagram showing the full array of a plurality of bonding pads formed over the entire surface of the microchip according to the present invention.

Figure 4 is a schematic elevation diagram showing the interstitially depopulated array of a plurality of bonding pads formed over the entire surface of the microchip according to the present invention.

Figure 5 is a schematic elevation diagram showing the random array of a plurality of bonding pads formed at selected locations over the entire surface of the microchip according to the present invention.

Figure 6 is an isolated and enlarged partial section elevation side view showing an insulated aluminum wire ball bonded to a bonding pad of a microchip disposed on a substrate.

Figure 7 is an isolated top elevation partial view showing the random placement of bond wires connected to bonding pads of a microchip according to the present invention.

Figure 8 is a perspective elevation view of a Multichip module (MCM) having a plurality of microchips using direct chip-to-chip wire connections according to the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

With reference to the drawings wherein like reference numerals designate corresponding parts in the several views, a microchip 10 having a full area array of a plurality of bond pads 11 formed thereon is best shown in the schematic diagram in Figure 3. The bonding pads 11 are comprised of metallized aluminum. With the full utilization of the entire surface area of the microchip surface 12 typically from 900 to 10000 I/O connections may be made on a single microchip having a die size (i.e. width of chip) of 3 to 10mm (120 to 400 mils) respectively given a bond pitch of 4 mils (100 microns). Such a high density of I/O interconnections are many times more than the modest provisions offered by conventional wire bond connection methodology which adopts a single rowed or staggered rowed bonding pattern around the perimeter of the microchip as shown in the schematic diagrams in Figures

pattern around the perimeter of the microchip as shown in the schematic diagrams in Figures 1 and 2. For simplicity of illustration, five columns and five rows of bond pads are shown on the entire surface 12 of the microchip 10 in Figure 1. Such extremely high number of I/O connections have not been achieved by wire bonding onto bond pads arranged around the 5 perimeter of the microchip. Furthermore, an interstitially depopulated array of bond pad pattern or matrix as best shown in Figure 4, or a randomly depopulated array of bond pad pattern or matrix as best shown in Figure 5 may be provided. The randomly depopulated array is particularly advantageous for use with a microchip which may have faulty areas that are not usable. Also, it simplifies the selection of locations for forming the bond pads. 10 Alternatively, unused areas may be reserved for potential future repair or rework of the microelectronic circuit package. Such flexibility and provision cannot be achieved with microchips having I/O areas provided only around their perimeter.

Aluminum wire 13 having an insulated outside coating 14 is used for ball bonding to bond pad 11. An aluminum wire such as that shown in U. S. Patent No. 4,860,941 to 15 Alexander J. Otto may be used for such a purpose. Such an insulated aluminum wire has the necessary property that permits an axisymmetric bonding ball to be formed. This proper ball formation is critical for producing reliable ball bonds 15. Gold wire having an outer insulated coating such as that shown in U. S. Patent No. 5,396,104 to Masao Kimura may also be used. However, insulated aluminum wire is preferred, since both the bond pad and the connecting 20 wire are made of aluminum, a strong bond is formed between the aluminum wire and the metallized aluminum bond pad to provide a reliable high quality connection due to the homogeneous material of the two mating parts. Also, aluminum wire is of a much lower cost than gold wire and yet it can resist higher temperatures, more severe vibrations, higher G-loading, and radiation hardening than the latter. Since the aforementioned aluminum wire is 25 ball bondable like gold wire, the ball bonding operation may be carried out expeditiously in a widely available and automated fashion instead of wedge bonding which was the only means heretofore for bonding aluminum wire. Furthermore, since the bond wires 13 are insulated, it alleviates the problem of short circuiting due to their contacting one another which is not permissible in prior art devices using bare bond wires, and also ultra fine insulated aluminum 30 wire thinner than 15 microns may be produced as the outer insulation would provide the protection and rigidity ("stiffness") required by the wire. The ultra fine bond wire permits the

provision of smaller bond pads on the microchip such that an increased number of bond pads with a coarser pitch may be formed on the microchip, and in turn an even higher number of I/Os may be provided therein. As the bond wires are insulated, the placement and looping of such wires are not as critical in the packaging process, making the process less complex and thus it may be carried out at a much faster speed.

Aluminum wires 13 are connected to terminal pads on the substrate 16 in the conventional manner so as to form the final IC. A protective epoxy coating may be applied to the IC. Since the bond wires 13 are insulated, no potential short circuiting among the bond wires may occur even if the bond wires change their positions to contact one another due to "wire sweep". For the above reasons, the IC packaging according to the present invention may be carried out to meet the industry's demand for "cheaper, faster, and denser" microchips.

A Multichip module (MCM) 17 as best shown in Figure 8 may be formed with the present invention by making use of the insulated wire to produce direct chip-to-chip connections among a plurality of microchips 10 disposed on a single layer substrate 16. The capability of making direct chip-to-chip connections eliminates the critical drawback of conventional methods in using composite multilayered substrates for making MCMs in which connections among the microchips are attached and connected to high density multilayered substrates with a relatively dense network of fine connection or trace lines provided in the various substrate layers as shown in U. S. Patent No. 5,373,188 to Kazumari Michii et al. Such a composite multilayered substrate is complex and costly to produce whereas a simple single layer substrate is all that is required for producing the MCM of the present invention. Furthermore, the routing of the trace lines in the high density substrate construction is inflexible due to the density of the lines that must be provided on the limited space available in each layer. With the direct chip-to-chip connections of the present invention, not only is the significant cost for a high density substrate eliminated, the interconnection cost may be halved, since a direct chip-to-chip connection with the insulated wire may be achieved with only one wire bond whereas the indirect connections between chips using the trace lines in the multilayered substrate require two wire bonds as shown also in U. S. Patent No. 5,373,188 to Kazumari Michii et al. Using an insulated wire such as an insulated aluminum wire enables the direct chip-to-chip connections to be made beginning at the source chip's

aluminum metallized pad to the insulated aluminum wire and terminating at the destination chip's aluminum metallized pad. All the components involved are made of the same metal, so there are no problems due to interconnection interfaces between dissimilar metals.

For example, with indirect chip-to-chip connections, such as that used in flip chip, a variety of dissimilar metal interfaces are provided beginning with the aluminum metallized pad of the source chip which is connected to interfaces commonly comprised of chrome, copper and gold layers from which a copper pad is then connected to copper wire tracings in the connecting substrate that meets with the tin and lead solder joint. Such interconnections of component parts of different metals could create a potential for reliability problems due to the possible poor adhesion of dissimilar layers and the formations of bond weakening intermetallic compounds.

Furthermore, the present invention addresses the major problem in the IC industry of the "pad limited" die (the number of bonding pads determines the die size not the circuitry) due to the peripheral bonding of high I/O devices. The present invention assists in producing chips dramatically reduced in size that have the same I/O performance of much larger peripherally bonded chips. Thus, it permits die shrink. The advantage of die shrink or smaller die is that more physically smaller microchips may be formed outside of the defective region of a semiconductor wafer. Therefore, it increases the yield of the production of the microchip to result in dramatic cost savings and higher production yields.

Various modifications can be made without departing from the spirit of this invention or the scope of the appended claims. The embodiments set forth in this disclosure are given as examples and are in no way final or binding. In view of the above, it will be seen that several objects of the invention are achieved and other advantages are obtained. As many changes could be made in the above construction and methods without departing from the scope of the invention, it is intended that all matter contained in the above description shall be interpreted as illustrative and not in a limiting sense.

**THE EMBODIMENTS OF THE INVENTION IN WHICH AN EXCLUSIVE PROPERTY OR PRIVILEGE IS CLAIMED ARE DEFINED AS FOLLOWS:**

1. A method of packaging a high density integrated circuit with at least one microchip disposed on a substrate, said substrate including a plurality of terminal pads disposed on the surface thereof, said method comprising:

5       a) forming an array of a plurality of bonding pads on the entire surface of said microchip, and

10      b) connecting said bonding pads to said terminal pads by means of insulated bond wires.

2. A method as claimed in claim 1, wherein said bonding pads and said bond wires are made of the same metal, and said bonding pads are located at selected locations over the entire surface of said microchip.

15      3. A method as claimed in claim 2, wherein said insulated bond wires are insulated aluminum wires and said bonding pads are made of metallized aluminum, and said insulated aluminum wires are attached to said bonding pads on said microchip by a ball bonding process.

20      4. A method as claimed in claim 3 wherein said insulated aluminum wires are finer than 15 microns and have an outer insulating layer formed of oxidized aluminum.

25      5. A method of packaging a high density integrated circuit having at least one semiconductor microchip disposed on a substrate having a plurality of terminal pads provided thereon, said method comprising:

      a) forming an array of a plurality of bonding pads in a plurality of rows and columns over the entire surface of said microchip, and

30       b) connecting selected bonding pads on said microchip with selected terminal pads on said substrate with insulated bond wires wherein said bond wires are attached to said bonding pads with a ball bonding process.

6. A method as claimed in claim 5 including coating said integrated circuit with a protective encapsulating material.

5 7. A method as claimed in claim 6 wherein said bonding pads are located at selected locations over the entire surface of said microchip.

8. A method as claimed in claim 7 wherein a plurality of semiconductor microchips are disposed on said substrate, and interconnections among selected bonding pads on said microchips are provided by insulated aluminum alloy wires bonded to said selected bonding pads.

10 9. A method as claimed in claim 8 wherein the insulation on said insulated aluminum alloy wires comprises an outer layer of oxidized aluminum.

15 10. A high density integrated circuit package comprising:  
at least one semiconductor microchip element disposed on a substrate having a plurality of terminal pads provided thereon,

an array of a plurality of bonding pads formed at selected locations over an active surface of said microchip,

20 wherein said bonding pads on said microchip and said terminal pads on said substrate are connected by insulated bond wires.

11. A high density integrated circuit according to claim 10 wherein said bonding pads are made of metallized aluminum and are located in a plurality of rows and columns dispersed over the entire active surface of said microchip.

25 12. A high density integrated circuit according to claim 11 wherein said insulated bond wires are insulated aluminum alloy wires and wherein the insulation comprises an outer coating of oxidized aluminum.


13. A high density integrated circuit according to claim 12 including a protective encapsulating material applied over said microchip.

14. A high density integrated circuit according to claim 13 wherein said bonding pads are  
5 formed in selected random locations over the surface of said microchip.

15. A high density integrated circuit according to claim 14 including a plurality of  
microchips disposed on said substrate, said plurality of microchips having said bonding pads  
formed at a plurality of selected random locations dispersed over the entire surface thereon,  
10 and a plurality of said bond wires interconnecting directly between selected bonding pads  
among said microchips.

16. A high density integrated circuit according to claim 15 wherein said bond wires are  
attached to said bonding pads with a ball bonding process.


15



PRIOR ART

FIG. 1


PERIMETER 1/0




PRIOR ART

FIG. 2


STAGGERED PERIMETER 1/0

FIG. 3

FULL ARRAY

FIG. 4

DEPOPULATED ARRAY

FIG. 5

RANDOM ARRAY




FIG. 6




FIG. 7




FIG. 8

# INTERNATIONAL SEARCH REPORT

Int. Application No.

PCT/CA 97/00946

**A. CLASSIFICATION OF SUBJECT MATTER**  
 IPC 6 H01L23/49 H01L25/065

According to International Patent Classification(IPC) or to both national classification and IPC

**B. FIELDS SEARCHED**

Minimum documentation searched (classification system followed by classification symbols)  
 IPC 6 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

**C. DOCUMENTS CONSIDERED TO BE RELEVANT**

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	EP 0 276 940 A (HITACHI LTD) 3 August 1988 see page 7, column 12, line 51 - line 57 see abstract see page 4, column 6, line 37 - line 64 see page 7, column 11, line 23 - line 56; figures 2,3 ---	1-3,5-16
X	EP 0 128 799 A (THOMSON CSF) 19 December 1984 see page 3, line 22 - page 4, line 32; figures 1-3 ---	1-3,5-16
A	PATENT ABSTRACTS OF JAPAN vol. 010, no. 024 (E-377), 30 January 1986 -& JP 60 182756 A (KONISHIROKU SHASHIN KOGYO KK), 18 September 1985, see abstract; figures 5-8 ---	1,5,7, 10,14,15
	-/-	

Further documents are listed in the continuation of box C.

Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

- "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
- "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
- "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.
- "&" document member of the same patent family

Date of the actual completion of the international search	Date of mailing of the international search report
1 April 1998	15/04/1998
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer  Zeisler, P

## INTERNATIONAL SEARCH REPORT

International Application No

PCT/CA 97/00946

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	PATENT ABSTRACTS OF JAPAN vol. 095, no. 009, 31 October 1995 -& JP 07 161761 A (FUJITSU LTD; OTHERS: 01), 23 June 1995, see abstract; figures 1,2 ---	1,5,7, 10,14,15
A	PATENT ABSTRACTS OF JAPAN vol. 006, no. 047 (E-099), 26 March 1982 -& JP 56 162844 A (HITACHI LTD), 15 December 1981, see abstract; figure 1 ---	2,3,8,9, 11,12,16
A	PATENT ABSTRACTS OF JAPAN vol. 018, no. 336 (E-1568), 24 June 1994 -& JP 06 084989 A (NIPPON STEEL CORP), 25 March 1994, see the whole document ---	1,5,10
A	PATENT ABSTRACTS OF JAPAN vol. 017, no. 672 (E-1474), 10 December 1993 -& JP 05 226398 A (NIPPON STEEL CORP), 3 September 1993, see abstract; figures 1-3 ---	1,5,10
A	US 4 860 941 A (OTTO ALEXANDER J) 29 August 1989 cited in the application see the whole document ---	2,3,8,9, 12
A	US 5 468 999 A (LIN PAUL T ET AL) 21 November 1995 cited in the application see column 2, line 55 - column 3, line 11 -----	4

# INTERNATIONAL SEARCH REPORT

Information on patent family members

Int'l. Application No.

PCT/CA 97/00946

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0276940 A	03-08-88	JP 63187639 A	03-08-88
EP 0128799 A	19-12-84	FR 2547112 A JP 60105269 A	07-12-84 10-06-85
US 4860941 A	29-08-89	EP 0239389 A JP 62291041 A	30-09-87 17-12-87
US 5468999 A	21-11-95	NONE	